0057-2533-2YY CONT



+F-16/11100 B

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

IN RE APPLICATION OF:

: EXAMINER: LOKE, S.

SERIAL NO: 09/421,217

HIDEKI TAKAHASHI

RCE FILED: FEBRUARY 7, 2002

: GROUP ART UNIT: 2811

FOR: INSULATED GATE SEMICONDUCTOR

DEVICE WITH LOW ON VOLTAGE AND MANUFACTURING METHOD THEREOF

RESPONSE

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

In response to the Office Action of February 28, 2002, please amend the aboveidentified application as follows:

IN THE CLAIMS

Please amend claim 22 to read as follows:

22. (Three Times Amended) An insulated gate semiconductor device, comprising:

a first semiconductor layer of a first conductivity type having first and second main

surfaces on opposite sides thereof;

a second semiconductor layer of a second conductivity type provided on said first

main surface of said first semiconductor layer;

¹A marked-up copy of the claim amendments is attached hereto.